skip to main | skip to sidebar

VLSI ASIC & FPGA

Wednesday, February 13, 2008

ASIC design fundamentals

ASIC design fundamentals
SOC Clocking guidelines

CDC - Clock Domain Crossing guidelines
- A good article on CDC guidelines
- Understanding Clock Domain Crossing Issues
- Handling Async Signals
- Synchronizer Circuits
- Async Issues
- asynchronous signals in a synchronous world
Posted by PS Rao at 11:08 PM No comments:
Newer Posts Older Posts Home
Subscribe to: Posts (Atom)

Blog Archive

  • ▼  2008 (7)
    • ►  January (6)
    • ▼  February (1)
      • ASIC design fundamentals

About Me

PS Rao
View my complete profile