skip to main
|
skip to sidebar
VLSI ASIC & FPGA
Tuesday, January 29, 2008
Flip Flops & Register timings
Flip Flop timings:
The two important timings of a flip flop are
- Setup time
- Hold time
- Negative Hold time
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
Blog Archive
▼
2008
(7)
▼
January
(6)
VLSI ASIC & FPGA
VLSI Knowledge
latch fundamentals
SOURCE SYNCHRONOUS INTERFACES
divide by 3.5 clock divider
Flip Flops & Register timings
►
February
(1)
About Me
PS Rao
View my complete profile
No comments:
Post a Comment